

UNITED STATES PATENT AND TRADEMARK OFFICE

mN

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/750,190	12/30/2003	Carlos J. Gonzalez	SNDK.334US0	9150	
66785 DAVIS WRIG	7590 06/20/2007 S WRIGHT TREMAINE LLP - SANDISK CORPORATION		EXAMINER		
	505 MONTGOMERY STREET			LI, ZHUO H	
	SUITE 800 SAN FRANCISCO, CA 94111		ART UNIT	PAPER NUMBER	
			2185		
			MAN DATE	DELIVERY MODE	
			MAIL DATE	DELIVERY MODE	
			06/20/2007	PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

		Application No.	Applicant(s)			
		10/750,190	GONZALEZ ET AL.			
	Office Action Summary	Examiner	Art Unit			
	•	Zhuo H. Li	2185			
	The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply					
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).						
Status						
2a)⊠	Responsive to communication(s) filed on 23 M. This action is FINAL . 2b) This Since this application is in condition for allowar closed in accordance with the practice under E	action is non-final. nce except for formal matters, pro				
Dispositi	on of Claims					
5)□ 6)⊠ 7)□	Claim(s) 10-12,14 and 15 is/are pending in the 4a) Of the above claim(s) is/are withdraw Claim(s) is/are allowed. Claim(s) 10-12, 14-15 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and/or	vn from consideration.				
Application Papers						
10)	The specification is objected to by the Examine The drawing(s) filed on is/are: a) access Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Example 1.	epted or b) objected to by the Eddrawing(s) be held in abeyance. See ion is required if the drawing(s) is obj	e 37 CFR 1.85(a). ected to. See 37 CFR 1.121(d).			
Priority (under 35 U.S.C. § 119					
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 						
Attachment(s)						
1) Notice 2) Notice 3) Infon	te of References Cited (PTO-892) te of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO/SB/08) tr No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:	ite			

Art Unit: 2185

DETAILED ACTION

Response to Amendment

1. This Office action is in response to amendment filed 3/23/2007. Accordingly, claims 1-9 and 13 are canceled and claims 10-12 and newly added claims 14-15 are pending for examination.

Claim Objections

2. Claim 15 is objected to because of the following informalities: claim 15 fails to provide what the term "FAT" is stand for. Appropriate correction is required.

Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later

Art Unit: 2185

invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

4. Claims 10-12 and 14-15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Mukaida et al. (US Pub. 2003/0028704 hereinafter Mukaida) in view of Otake et al. (US 2004/0030825 hereinafter Otake).

Regarding claim 10, Mukaida discloses a flash memory system (1, figure 1) having an array of non-volatile memory cells (figure 2) arranged in blocks as a unit of erase, pages therein as a unit of data programming and reading and planes of plurality of blocks are independently accessible (figure 4 and page 6, [0105] to [0108]), a method of operation comprising logically forming metablocks, i.e., virtual block, that individually include a block from a plurality of the planes (2-0 through 2-3, figure 6, page 7 [0116] to [0120]), sequentially receiving write commands with varying amounts of data, i.e., series write command with successive host addresses, (page 9 [0164]), and variously writing the received data in parallel sequentially into pages within individual blocks of one of the planes (figure 12, and pages 10-11 [0180] to [0193]) in response to characteristics of the host write command (figure 22, page 17 [0289] to [0297], and pages 20-20, [0345] to [0346]). Mukaida differs from the claimed invention in not specifically teaching variously writing the received data in parallel into pages within two or more blocks of one of the metablocks in two or more planes in response to varying characteristic of the host write command. However, Otake teaches a storing device controlling method comprising the step of writing received data in parallel into pages within two or more blocks of one of the metablocks in two or more planes in response to varying characteristic of the host write

Art Unit: 2185

command (pages 2-3, [0036] to [0051]), thereby improving the performance of writing in flash memories by decreasing evacuation in rewriting (page 3, [0052]). Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to modify Mukaida in having the step of variously writing the received data in parallel into pages within two or more blocks of one of the metablocks in two or more planes in response to varying characteristic of the host write command, as per teaching of Otake, because it improves the performance of writing in flash memories by decreasing evacuation in rewriting.

Regarding claim 11, Mukaida discloses the method further comprising writing an indication into non-volatile memory cell (i.e., cell #2351-0, figure 20) at the same time as the received data that identifies the blocks into which the data are being written in parallel (page 16, [0275] to [0278]).

Regarding claim 12, Mukaida discloses in a non-volatile memory system (1, figure 1) having an array of memory cells organized into blocks of cells (figure 4) that are erasable together and which individually store a plurality of unit of data, a method of responding to a series of write commands, i.e., successive host addresses, that individually designate a logical address, i.e., virtual block address, of one or more units of data to be written and which are accompanied by the designated one or more units of data being received sequentially (figure 6, page 7 [0116] to [0120]), comprising converting, i.e., translating, the logical address of an individual write command into a physical address within one or more of the blocks of memory cells (page 7 [0123] to [0124]) that allow writing the accompanying one or more units of data in parallel wherein a number of said one or more blocks are selected for receiving said one or more units of data as a function of the number of units of data specified by at least one of the received

Art Unit: 2185

series of write commands (page 17, [0283] to [0286] and [0296] to [0297]), and Mukaida further discloses writing the selected one or more units of data into the one ore more blocks in parallel (page 17 [0029] to [0027], and page 20 [0345] to [0346]). Mukaida differs from the claimed invention in not specifically teaching the number of units of data specified by individual ones of the received series of write commands varying. However, Otake teaches a storing device control method for specifying the number of units of data by individual ones of the received series of write command (pages 2-3, [0036] to [0051]), thereby improving the performance of writing in flash memories by decreasing evacuation in rewriting (page 3, [0052]). Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to modify Mukaida in having the number of units of data specified by individual ones of the received series of write commands varying, as per teaching of Otake, because it improves the performance of writing in flash memories by decreasing evacuation in rewriting.

Regarding claim 14, Mukaida discloses a flash memory system (1, figure 1) having an array of non-volatile memory cells (figure 2) arranged in blocks as a unit of erase, pages therein as a unit of data programming and reading and planes of plurality of blocks are independently accessible (figure 4 and page 6, [0105] to [0108]), a method of operation comprising logically forming metablocks, i.e., virtual block, that individually include a block from a plurality of the planes (2-0 through 2-3, figure 6, page 7 [0116] to [0120]), sequentially receiving write commands with varying amounts of data, i.e., series write command with successive host addresses, (page 9 [0164]), writing the received data in parallel into individual pages of individual blocks of the metablocks in only one of the sub-arrays (figure 22, page 17 [0289] to [0297], and pages 20-20, [0345] to [0346]), and maintaining indications in the non-volatile

Art Unit: 2185

memory cells that are associated with the written sectors of data as to whether the individual sectors have been written in logical sequence with other sectors in a single block (page 16, [0275] to [0278]). Mukaida differs from the claimed invention in not specifically teaching the step of writing the received data in parallel into pages within a plurality of blocks of the at least one of the metablocks in a plurality of the sub-arrays and maintaining indication that are associated with the written sectors of data as to whether the individual sectors have been written in logical sequence with other sectors in a plurality of blocks of a metablock. However, Otake teaches a storing device control method for writing the received data in parallel into pages within a plurality of blocks of the at least one of the metablocks in a plurality of the sub-arrays (pages 2-3, [0036] to [0051]) and maintaining indication that are associated with the written sectors of data as to whether the individual sectors have been written in logical sequence with other sectors in a plurality of blocks of a metablock (page 4, [0059] to [0064]). Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to modify Mukaida in having the step of writing the received data in parallel into pages within a plurality of blocks of the at least one of the metablocks in a plurality of the sub-arrays and maintaining indication that are associated with the written sectors of data as to whether the individual sectors have been written in logical sequence with other sectors in a plurality of blocks of a metablock, as per teaching of Otake, because it improves the performance of writing in flash memories by decreasing evacuation in rewriting.

Regarding claim 15, Mukaida teachs a table is stored within the non-volatile memory cells and the sectors of data for a single page of data include data of the table (figure 25 and [age 18, [0308] to [0310]).

Application/Control Number: 10/750,190 Page 7

Art Unit: 2185

Response to Arguments

5. Applicant's arguments with respect to claims 10-12 and 14-15 have been considered but are most in view of the new ground(s) of rejection.

Conclusion

6. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

7. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Zhuo H. Li whose telephone number is 571-272-4183. The examiner can normally be reached on Tues - Fri 9:00am - 6:30pm and alternate Monday.

Application/Control Number: 10/750,190 Page 8

Art Unit: 2185

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Sanjiv Shah, can be reached on 571-272-4098. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

8. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Zhuo H. Li
Patent Examiner

SANJIV SHAH SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2100